

*Fig. 1*




Fig. 2




Fig. 3A

312 TOP:TOP 314







Fig. 3B

329

320




Fig. 3C




Fig. 3D

44




Fig. 4A




Fig. 4B

09252000 - 1220000

```

ENTITY FXUCHK IS
  PORT(  S_IN      : IN std_ulogic;
          Q_IN      : IN std_ulogic;
          R_IN      : IN std_ulogic;
          clock     : IN std_ulogic;
          fails     : OUT std_ulogic_vector(0 to 1);
          counts    : OUT std_ulogic_vector(0 to 2);
          harvests  : OUT std_ulogic_vector(0 to 1);
);

```

450 } 450

452 { -!! BEGIN  
-!! Design Entity: FXU;

453 { -!! Inputs  
-!! S\_IN => B.C.S;  
-!! Q\_IN => A.Q;  
-!! R\_IN => R;  
-!! CLOCK => clock;  
-!! End Inputs

454 { -!! Fail Outputs;  
-!! 0 : "Fail message for failure event 0";  
-!! 1 : "Fail message for failure event 1";  
-!! End Fail Outputs;

455 { -!! Count Outputs;  
-!! 0 : <event0> clock;  
-!! 1 : <event1> clock;  
-!! 2 : <event2> clock;  
-!! End Count Outputs;

456 { -!! Harvest Outputs;  
-!! 0 : "Message for harvest event 0";  
-!! 1 : "Message for harvest event 1";  
-!! End Harvest Outputs;

457 { -!! End;

440 } 451

ARCHITECTURE example of FXUCHK IS

```

BEGIN
  ... HDL code for entity body section ...

```

458 } 458

```

END;

```

Fig. 4C




Fig. 4D




Fig. 4E

000E2T 25225260




Fig. 5A

420




Fig. 5B





Fig. 64




Fig. 6B




Fig. 7

entity fsm; fsm

850




FIG. 8A  
(Prior Art)

entity fsm IS

PORT(

.... ports for entity fsm....

)j

ARCHITECTURE fsm of fsm IS

BEGIN

.... HDL code for fsm and rest of the entity...

fsm-state(0 to 2) <= ... signal 801 ...

853 {  
859 {  
854 {  
855 {  
856 {  
857 {  
858 {  
--!! Embedded fsm : examplefsm;  
--!! clock : (fsm\_clock);  
--!! state\_vector : (fsm-state(0 to 2));  
--!! states : (s0, s1, s2, s3, s4);  
--!! state\_encoding : ('000', '001', '010', '011', '100');  
--!! arcs : (s0 => s0, s0 => s1, s0 => s2,  
--!! s1 => s2, s1 => s3, s2 => s2,  
--!! s2 => s3, s3 => s4, s4 => s0);  
--!! end fsm;

} 852

} 86

END;

FIG. 8B




FIG. 8

(Prior Ant)

entity FSM:FSM

850




FIG. 9

TOP, TOP

X:11  
1010a

83:03  
1012a

1014a  
81:01  
1016a

1018a  
82:07

X:12  
1010b

87:03  
1012b

1014b  
81:01  
1016b

82:07  
1018b

Y:11  
1020

84:04  
1022

81:01  
1016  
82:07  
1018c





FIG. 10A



૨. કે/કુ




-- !! inputs  
-- 1163  
-- 1165  
-- -- !! event\_1108\_in <= C.[B2.count.event\_1108];j 31161  
-- -- !! event\_1124\_in <= A.B.[B1.count.event\_1124];j 31162  
-- -- !! end inputs 1164

FIG. 11B

-- !! inputs  
-- -- !! event\_1108\_in <= C.[count.event\_1108];j 31171  
-- -- !! event\_1124\_in <= B.[count.event\_1124];j 31172  
-- -- !! end inputs

FIG. 11C



17/1

FIG. 12A

Entity X IS

PORT (

);

ARCHITECTURE example OF X IS

BEGIN

...HDL CODE FOR X.---

Y; Y

PORT MAP (

);

122)

A <= ...

B <= ...

C <= ...

} 1222

--!! [count, countname, clock] <= Y.P; } 1230

--!! Q <= Y.B1. count & count1 AND A; } 1232

--!! [fail, Failname, "fail msg"] <= Q XOR B; } 1234

--!! [harvest, harvestname, "harvest msg"] <= B AND C; } 1236

END

FIG. 12B




FIG. 13A

FOO:FOO

1300

1302

R(0..4)

1308

1304

R'(0..4)

1310

1312

OUR:OUR

R(0..4)

PT

1320

EN

IN

IN

1309

1306

424

FIG 13B

1314

ENTITY OVR IS

PORT( R\_IN : IN std\_logic\_vector(0..4); )

:

-- other parts as required. --

:

R\_OV : OUT std\_logic\_vector(0..4);

RT : OUT std\_logic;

-- !! BEGIN

-- !! Design Entity: FOO;

-- !! inputs (total)  
-- !! R\_IN  $\Rightarrow$  R(0..4);

-- !! : other parts as needed

-- !! END INPUTS

-- !! OUTPUTS

-- !! <R\_OVERRIDE> : R\_OV(0..4)  $\Rightarrow$  R(0..4) [RT];

-- !! END OUTPUTS

-- !! END

ARCHITECTURE example of OVR FS

BEGIN

.... HDL code for entity body section....

END

FIG. 13C

ENTITY FOO IS

PORT (:  
:  
:  
)

ARCHITECTURE example of FOO IS

BEGIN

;  
;  
;

R <=

;  
;  
;

--!! R\_IN <= R\$;

1381

--!! R\_OV(0 to 4) <= ...;

1382


RT <= ...;


1383

1380 [Override, R\_OV(0 to 4), RT ] <= R\_OV(0 to 4);

384

FIG. 13D





ENTITY DET IS

```
PORT( A : IN std_logic;  
      B : IN std_logic_vector(0 to 3);  
      C : IN std_logic_vector(0 to 3);  
      D : IN std_logic);
```

```
      event_x : OUT std_logic_vector(0 to 2);  
      x here : OUT std_logic;
```

);

-- !! BEGIN  
-- !! Design Entity : LM;

-- !! INPUTS

-- !! A  $\Rightarrow$  A;  
-- !! B  $\Rightarrow$  P(A, B);  
-- !! C  $\Rightarrow$  P(C);  
-- !! D  $\Rightarrow$  D;

1493

-- !! END INPUTS

-- !! DETECTIONS

-- !! <event\_x> : event\_x(0 to 2) [x here]

1495

-- !! END DETECTIONS

-- !! END

ARCHITECTURE example OF DET IS

BEGIN

... HDL code ...

END;

FIG. 14C